

REMARKS

Applicants would like to thank the Examiner for the careful consideration given the present application. The application has been carefully reviewed in light of the Office Action, and this paper in response thereto. Reconsideration and withdrawal of all grounds of rejection are respectfully requested in view of the following remarks.

Claims 1–44 remain in this application. Claims 31–42 stand allowed. No claims have been amended.

The Examiner objects to the drawings for not showing every feature of the invention specified in the claims. In particular, the Examiner states that he is not sure how the configuration bit shown in the drawings could control rows and columns, where each configuration bit is exclusively associated with one or more of the plurality of display outputs. The Examiner also urges applicants to explain more about how the independent claims are enabled. For the following reasons, the Examiner's objection is traversed.

37 CFR §1.83(a) states that the “conventional features disclosed in the description and claims, where their detailed illustration is not essential for a proper understanding of the invention, should be illustrated in the drawing in the form of a graphical drawing symbol or a labeled representation (e.g., a labeled rectangular box)”. Datasheets are enclosed with this response showing examples of configurable drivers that, although different than the invention as claimed, show the level of skill in the art. One skilled in the art would know how to implement the described embodiments of the invention with the drawings and accompanying descriptions found in the application in view of the configurable drivers disclosed in the datasheets. Accordingly, it is respectfully submitted that applicants have complied with the rule, and no new drawings are necessary.

Applicants' specification and drawings sufficiently describe how to implement Applicants' claimed invention. For example, Figures 2-6 all show various embodiments of the invention where configuration bits are shown as R/C or R/C_n. The accompanying text makes clear that the configuration bits are associated with one or more outputs, such that when the bit is set to one value, the one or more outputs will drive a row on a display, but when the bit is set with another value, the one or more outputs will drive a column of the display (see, e.g., paragraphs 0039-0057). Figures 4-6 support embodiments where the outputs are grouped into blocks, with one configuration bit controlling the status of the entire block, such that when the bit of the block is set to one value, all of the outputs of the block

BEST AVAILABLE COPY

are set to drive rows, and when the bit is set to another value, all of the outputs of the block are set to drive columns (see, e.g., paragraphs 0041-0042). ✓

There is no requirement that drawings be provided for every conceivable embodiment or every detail of the embodiments described in the application. It is well established that a patent application need not be a production document. Nor is there any requirement for Applicants to build a driver or include examples describing its operation. Applicants have complied with the 35 U.S.C. §112 in that the application describes the manner and process of making and using the invention in terms sufficient to enable one of ordinary skill in the art to make and use the invention. Accordingly, it is submitted that the drawings are satisfactory and that no changes are required.

Applicants are unaware of any authority in the patent statute or rules for the statement in the Office Action that the drawings should be amended and if not, the application will be abandoned. The Examiner is requested to contact the undersigned to clarify this point. In any event, it is respectfully submitted that no drawing changes are necessary for the reasons discussed above. Withdrawal of the objection to the drawings is respectfully requested.

Claims 1–3, 6–9, 12–15, 27–30, 43, and 44 were rejected under 35 U.S.C. §102(e) as being anticipated by Awamoto *et al.* (U.S. 6,452,590). Claims 4, 5, 10, 11, 16, 17 and 26 were rejected under 35 U.S.C. §103(a) as being unpatentable over Awamoto in view of Yang (U.S. 6,154,190). For the following reasons, the rejections are respectfully traversed.

Claim 1 recites, *inter alia*, a “plurality of display outputs each for outputting a drive voltage to a row or a column of a display” and a plurality of “configuration bits each having a row/column setting” wherein “each configuration bit is exclusively associated with one or more of said plurality of display outputs such that said row/column setting of said configuration bit is used to configure all of said associated one or more display outputs for driving either rows or columns of the display.” The remaining rejected independent claims, and new claim 43, while having different scope, also recite limitations to configuration bits and configurable outputs. The cited reference does not disclose these claim limitations.

The Examiner cites Awamoto as disclosing outputs that can be configured to drive either rows or columns, in particular, address driver 29. However, it is clear that the reference discloses only that address driver circuit 29 drives columns of the display 10 (see Fig. 1, and col. 7, lines 6-9, 12-14). The reference discloses only an X driver circuit 27 and a Y driver circuit 28 for driving rows, and the address driver circuit 29 for driving columns (see

also Fig. 1). Awamoto fails to disclose that any driver output can be configured for driving "either rows or columns of the display" based on a configuration bit setting as claimed. Accordingly, claim 1 is patentably distinguished from Awamoto.

The remaining claims are patentable over Awamoto for either incorporating limitations to configuration bits and/or configurable outputs, or by their dependency upon claim 1.

Finally, the Office Action has failed to establish a *prima facie* case of obviousness with regard to claims 4, 5, 10, 11, 16, 17 and 26. Even assuming, *arguendo*, that the references would have been combined, Yang does not compensate for the deficiencies of Awamoto. Accordingly, it is respectfully submitted that this rejection for obviousness should be withdrawn.


In consideration of the foregoing analysis, it is respectfully submitted that the present application is in a condition for allowance and notice to that effect is hereby requested. The Examiner is invited to telephone the undersigned attorney to expedite prosecution of the present application.

If there are any additional fees resulting from this communication, please charge same to our Deposit Account No. 16-0820, our Order No. 35835US1.

Respectfully submitted,

PEARNE & GORDON, LLP

By:


Robert F. Bodi – Reg. No. 48,540

1801 East Ninth Street
Suite 1200
Cleveland, Ohio 44114-3108
(216) 579-1700

Date: March 28, 2006



KS0065B

40CH SEGMENT/COMMON DRIVER FOR DOT MATRIX LCD


INTRODUCTION

The KS0065B is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of 20 x 2bit bi-directional shift register, 20 x 2bit data latch and 20 x 2bit driver. (refer to Fig 1) This LSI can be used as common or segment driver.

FUNCTION

- Dot matrix LCD driver with 40 channel output.
- Selects function to use common/segment drivers simultaneously.
- Input / Output signal
 - output : 20 x 2 channel waveform for LCD driving
 - input : - Serial display data and control signal from the controller LSI.
 - Bias voltage ($V_1 \sim V_6$)

64 QFP-1420F



FEATURES

- Display driving bias : static~1/5
- Power supply voltage : 2.7 ~ 5.5V
- Supply voltage for display : 3.0 ~ 13.0V ($V_{LCD}=V_{DD}-V_{EE}$)
- Interface

Driver (cascade connection)	Controller
Other KS0065B, KS0063B	KS0066U KS0070B KS0073

- CMOS Process
- 64QFP and bare chip available

BLOCK DIAGRAM




Fig 1. KS0065B functional block diagram

PIN CONFIGURATION





Fig 2. 60 QFP Top View

PAD DIAGRAM















Note : (0,0) is center in the chip

PAD LOCATION

UNIT (μm)

PAD NUMBER	PAD NAME	COORDINATE		PAD NUMBER	PAD NAME	COORDINATE	
		X	Y			X	Y
1	VEE	-1120.2	-642.5	31	SC28	1117.5	865.2
2	CL1	-1062.5	-865.2	32	SC27	992.5	865.2
3	CL2	-937.5	-865.2	33	SC26	867.5	865.2
4	VSS	-812.5	-865.2	34	SC25	742.5	865.2
5	DL1	-687.5	-865.2	35	SC24	617.5	865.2
6	DR1	-562.5	-865.2	36	SC23	492.5	865.2
7	DL2	-437.5	-865.2	37	SC22	367.5	865.2
8	DR2	-312.5	-865.2	38	SC21	242.5	865.2
9	M	-187.5	-865.2	39	SC20	117.5	865.2
10	SHL1	-62.5	-865.2	40	SC19	-7.5	865.2
11	SHL2	62.5	-865.2	41	SC18	-132.5	865.2
12	FCS	187.5	-865.2	42	SC17	-257.5	865.2
13	V1	332.5	-865.2	43	SC16	-382.5	865.2
14	V2	457.5	-865.2	44	SC15	-507.5	865.2
15	V3	582.5	-865.2	45	SC14	-632.5	865.2
16	V4	707.5	-865.2	46	SC13	-757.5	865.2
17	V5	832.5	-865.2	47	SC12	-882.5	865.2
18	V6	957.5	-865.2	48	SC9	-1120.2	857.2
19	SC40	1082.5	-865.2	49	SC10	-1120.2	732.5
20	SC39	1120.2	-627.5	50	SC11	-1120.2	607.5
21	SC38	1120.2	-502.5	51	SC8	-1120.2	482.5
22	SC37	1120.2	-377.5	52	SC7	-1120.2	357.5
23	SC36	1120.2	-252.5	53	VDD	-1120.2	232.5
24	SC35	1120.2	-127.5	54	SC6	-1120.2	107.5
25	SC30	1120.2	-2.5	55	SC5	-1120.2	-17.5
26	SC31	1120.2	122.5	56	SC4	-1120.2	-142.5
27	SC32	1120.2	247.5	57	SC3	-1120.2	-267.5
28	SC33	1120.2	372.5	58	SC2	-1120.2	-392.5
29	SC34	1120.2	497.5	59	SC1	-1120.2	-517.5
30	SC29	1120.2	622.5				

PIN DESCRIPTION

PIN(No.)	INPUT/ OUTPUT	NAME		DESCRIPTION	INTERFACE																					
V _{DD} (24)	Power	Operating Voltage		For logical circuit (2.7 ~ 5.5V)	Power Supply																					
GND(34)				0V (GND)																						
V _{EE} (31)		Negative Supply Voltage		For LCD driver circuit																						
V ₁ , V ₂ (44, 45)	Input	Bias Voltage		Bias voltage level for LCD drive (select level)	Power																					
SC ₁ ~SC ₂₀	Output	Part 1	LCD driver	LCD driver output	LCD																					
V ₃ , V ₄ (46, 47)	Input		Bias Voltage	Bias voltage level for LCD drive (non-select level)	Power																					
SHL1 (41)	Input		Data interface	Selection of the shift direction of Part 1 shift register <table><tr><td>SHL1</td><td>DL1</td><td>DR1</td></tr><tr><td>V_{DD}</td><td>out</td><td>in</td></tr><tr><td>V_{SS}</td><td>in</td><td>out</td></tr></table>	SHL1	DL1	DR1	V _{DD}	out	in	V _{SS}	in	out	V _{DD} or V _{SS}												
SHL1	DL1		DR1																							
V _{DD}	out	in																								
V _{SS}	in	out																								
DL1, DR1 (35, 36)	Input Output		Data input/output of Part 1 shift register	Controller or KS0065B																						
SC ₂₁ ~SC ₄₀	Output	Part 2	LCD driver	LCD driver output																						
V ₅ , V ₆ (48, 49)	Input		Bias Voltage	Bias voltage level for LCD drive (non-select level)	Power																					
SHL2 (42)	Input		Data interface	Selection of the shift direction of Part 2 shift register <table><tr><td>SHL2</td><td>DL2</td><td>DR2</td></tr><tr><td>V_{DD}</td><td>out</td><td>in</td></tr><tr><td>V_{SS}</td><td>in</td><td>out</td></tr></table>	SHL2	DL2	DR2	V _{DD}	out	in	V _{SS}	in	out	V _{DD} or V _{SS}												
SHL2	DL2		DR2																							
V _{DD}	out	in																								
V _{SS}	in	out																								
DL2, DR2 (37, 38)	Input Output		Data input/output of Part 2 shift register	Controller or KS0065B																						
M (40)	Input	Alternated signal for LCD driver output		<table><tr><th>PART</th><th>FCS</th><th>CL1</th><th>CL2</th><th>M polarity</th></tr><tr><td rowspan="2">1</td><td>V_{SS}</td><td>latch clock ()</td><td>shift clock ()</td><td rowspan="2">M</td></tr><tr><td>V_{DD}</td><td></td><td></td></tr><tr><td rowspan="2">2</td><td>V_{SS}</td><td>shift clock ()</td><td>latch clock ()</td><td rowspan="2">M</td></tr><tr><td>V_{DD}</td><td></td><td></td></tr></table>	PART	FCS	CL1	CL2	M polarity	1	V _{SS}	latch clock ()	shift clock ()	M	V _{DD}			2	V _{SS}	shift clock ()	latch clock ()	M	V _{DD}			Controller
PART	FCS	CL1	CL2	M polarity																						
1	V _{SS}	latch clock ()	shift clock ()	M																						
	V _{DD}																									
2	V _{SS}	shift clock ()	latch clock ()	M																						
	V _{DD}																									
CL1, CL2 (32, 33)	Input	Data shift /latch clock																								
FCS(43)	Input	Mode selection		Shift/Match clock of display data and polarity of M signal are changed by FCS signal. By setting FCS to V _{DD} level, user can select the function that use Part 1 as segment driver and Part 2 as common driver simultaneously.																						
NC(39)				No connection pin	N.C																					

MAXIMUM ABSOLUTE LIMIT (T_a=25 °C)

Characteristic	Symbol	Value	Unit
Operating Voltage	V _{DD}	-0.3 ~ +7.0	V
Driver Supply Voltage	V _{LCD}	V _{DD} -15.0 ~ V _{DD} +0.3	V
Input Voltage 1	V _{IN1}	-0.3 ~ V _{DD} +0.3	V
Input Voltage 2 (V ₁ -V ₆)	V _{IN2}	V _{DD} +0.3 ~ V _{EE} -0.3	V
Operating Temperature	T _{OPR}	-30 ~ +85	°C
Storage Temperature	T _{STG}	-55 ~ +125	°C

* Voltage greater than above may damage the circuit

* V_{EE} : connect a protection resistor (220Ω±5%)

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS (V_{DD}=2.7 ~ 5.5V, V_{DD}-V_{EE}=3 ~ 13V, V_{SS}=0V, T_a= -30 ~ +85 °C)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Operating Current *	I _{DD}	f _{CL2} =400KHz	-	1	mA	-
Supply Current *	I _{EE}	f _{CL1} =1KHz	-	10	μA	
Input High Voltage	V _{IH}	-	0.7 V _{DD}	V _{DD}	V	CL1, CL2, DL1, DL2 DR1, DR2, SHL1, SHL2 M, FCS
Input Low Voltage	V _{IL}		0	0.3 V _{DD}		
Input Leakage Current	I _{LKG}	V _{IN} =0-V _{DD}	-5	5	μA	DL1, DL2, DR1, DR2
Output High Voltage	V _{OH}	I _{OH} =-0.4mA	V _{DD} -0.4	-	V	
Output Low Voltage	V _{OL}	I _{OL} =+0.4mA	-	0.4		
Voltage Descending	V _{D1}	I _{ON} =0.1mA for one of SC1-SC40	-	1.1	V	V(V ₁ -V ₆)-SC(SC1-SC40)
	V _{D2}	I _{ON} =0.05mA for each SC1-SC40	-	1.5		
Leakage Current	I _V	V _{IN} =V _{DD} ~V _{EE} (Output SC1-SC40 : floating)	-10	10	μA	V1-V6

AC CHARACTERISTICS (V_{DD}=2.7 ~ 5.5V, V_{DD}-V_{EE}=3 ~ 13V, V_{SS}=0V, T_a=-30 ~ +85 °C)

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Data Shift Frequency	f _{CL}	-	-	400	KHz	CL2
Clock High Level Width	t _{WCKH}	-	800	-	ns	CL1, CL2
Clock Low Level Width	t _{WCKL}	-	800	-		CL2
Clock Set-up Time	t _{SL}	from CL2 to CL1	500	-		CL1, CL2
	t _{LS}	from CL1 to CL2	500	-		
Clock Rise/Fall Time	t _R /t _F	-	-	200		DL1, DL2, DR1, DR2, FLM
Data Set-up Time	t _{SU}	-	300	-		
Data Hold Time	t _{OH}	-	300	-		
Data Delay Time	t _D	CL=15pF	-	500		DL1, DL2, DR1, DR2

* Input/Output current is excluded; When input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply. To avoid this, input level must be fixed at "H" or "L".

TIMING CHARACTERISTICS




Fig 3. AC characteristics

FUNCTIONAL DESCRIPTION

1) To drive segment type

When the FCS is connected to Vss, KS0065B(SC1-SC40) is operated as segment driver.(refer to Fig 4)




Fig 4. Segment Data Waveforms

2) To drive common type

When the FCS is connected to V_{DD} , only part2(SC21-SC40) of KS0065B is operated as common driver.(refer to Fig 5).




Fig 5. Common Data waveforms

LCD OUTPUT WAVEFORMS





Fig. 6. Output waveform


*1: To use for same function of part 1 and part 2, V3 and V4 for LCD drive are short circuited respectively.

APPLICATION CIRCUIT


1) Segment driver



2) Common driver




3) Segment/common driver



64-QFP-1420F

Dimensions in Millimeters



SAMSUNG ELECTRONICS CO.,LTD.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.